I. INTRODUCTION
T HE large amount of sensor nodes for internet of things (IoT) requires a sensor solution with low-cost, miniature size and long-life time. Wireless power transfer with an on-chip wireless power receiver is a solution to achieve such a highly integrated sensor node [1] . At mm-wave frequencies, it is even possible to integrate the antenna on chip, which can further shrink the size of sensor nodes. A rectifier is used as the on-chip wireless power receiver in such a solution. However, the sensitivity and efficiency of mm-wave rectifiers is the limiting factor to achieve such a monolithic sensor node.
State-of-the-art rectifiers are implemented in CMOS technology or use discrete diode components. Compared with discrete components, the silicon IC based solution is a much more compact solution for IoT. In [1] , the rectifier operates at 71 GHz and employs a 3-stage inductor peaking technique, achieving a sensitivity of 7 dBm for a 1 V output DC voltage. In [3] , a 60 GHz rectifier using a load-capacitor shielding technique shows 2 dBm sensitivity for a 1 V output voltage. In [4] , a 45 GHz rectifier exhibits 2 dBm sensitivity for a 1 V DC output.
A hybrid rectifier structure is first proposed at 2.4 GHz [5] . In such a hybrid structure, a start-up rectifier is used to boost the performance of the main rectifier. In this work, we implemented an mm-wave rectifier with bulk bias method as a main rectifier for a proposed mm-wave hybrid rectifier structure. Transistors' threshold voltage V th can be optimized through a start-up rectifier so as to improve the main rectifier sensitivity and efficiency. Compared with the inductor peaking technique, this method is much more compact and allows broadband operation because there is no inductor in this work. Compared with the local threshold voltage modulation method, this method can further increase the sensitivity and the efficiency. The letter is organized as follows. In Section II, the design of a 3-stage rectifier with bulk bias is presented. In Section III, the measured results of the implemented rectifier are shown. The conclusions are drawn in Section IV.
II. mm-WAVE RECTIFIER DESIGN WITH BULK-VOLTAGE BIAS FOR V TH MODULATION
A Dickson-structured multi-stage rectifier [6] is used to achieve on-chip RF-DC conversion. The diode in this structure can be implemented as a diode-connected transistor in CMOS technology. In a CMOS technology, there is an optimized equivalent threshold voltage for best efficiency, and that equivalent threshold is different from the V th of the transistor [7] . In a deep N-well technology, the bulk of an NMOS transistor can be biased separately, thus providing a method to modulate the V th through this node. Therefore, the threshold voltage can be modulated to be close to the optimized value.
In this letter, we propose an improved Dickson-structure rectifier with bulk voltage bias method as a main rectifier, as shown in Fig. 1 . V B is the bulk bias point, C pad and L in form the input matching network, C c is the coupling capacitor, C p is the inter-stage DC capacitor [1] , [7] .
V th is decreased with increasing bulk voltage, as expressed in (1) and shown in Fig. 2 
V th
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In the positive phase of the input voltage swing, this decreased V th can increase the output current. Because the input voltage swing is lower than the transistor V th, the transistor works in the sub-threshold region. The current in this region can be expressed as
where W is the width of the transistor, L is the length of the transistor, n is the subthreshold slolpe factor, V T is the thermal voltage, ε si is the silicon permittivity, N A is the doping concentration [8] . The forward current is increased with increased V B , as shown in Fig. 3(a) . On the other hand, this decreased V th also increases the off-state leakage current. The current in the off-stage can be expressed as
where V off is the subthreshold region off voltage [8] .
The off-state leakage current is increased with increased V B , as shown in Fig. 3(b) within the range of input voltage swing (−0.3∼0 V) for V BIAS from 0.1 ∼ 0.6 V.
The loss of a mm-wave rectifier is generated by three mechanisms. The first one is the loss from the transistor channel. The second one is bad isolation from input to output due to parasitic coupling. The third one is RF signal coupling to the substrate. The loss from the transistor channel can be divided into positive phase and negative phase. The second and third are limited by the technology.
The loss of a rectifier from the transistor during the positive phase is due to R on . The R on can be derived from (2) and is expressed in (4) . R on is decreases with increasing V B , as shown in Fig. 2 R on = 1
The loss of the rectifier from the transistor during the negative phase is from the off-stage leakage current. For the specified output power of a rectifier with V out and I out , the loss from a rectifier (P loss ) due to the transistor channel is the sum of the loss from positive phase (P lossp ) and the loss from negative phase (P lossn ), as expressed in [7] P loss = P lossp + P lossn (5)
During the positive phase of the input voltage, P lossp decreases with an increasing V BIAS thanks to a lower V th and R on . In the negative phase of the input voltage, P lossn increases with an increasing V BIAS due to an increasing i n . Thus, as a trade-off, an optimal bias voltage of 0.2∼0.3 V is derived from the simulation for the best efficiency for an input range from −10∼−6 dBm, as shown in Fig. 4 .
III. MEASUREMENT RESULTS
The chip is fabricated in 65-nm CMOS technology. The total circuit area including the matching inductor is 0.115 × 0.15 mm 2 , as shown in Fig. 5 . The chip is measured with onwafer RF and DC probes. The measurement setup is shown in Fig. 5 . The optimal load current for the rectifier efficiency is accurately controlled by the Agilent E5270B precision measurement mainframe. In this work, the bulk bias voltage is applied from an external voltage source through a Picoprobe to the chip. In the measurement, with 0.3 V bias voltage, this rectifier achieves a maximum efficiency of 13% at 52 GHz, as shown in Fig. 6 . This 0.3 V bias voltage matches to the expectation from previous analysis. Over the 50∼60 GHz range, the circuit can provide 1 V output voltage with an input power lower than −5 dBm with a 10 MΩ load, as shown in Fig. 7 . At 52 GHz, a peak sensitivity of −10 dBm is achieved.
IV. CONCLUSION
In this letter, a 50∼60 GHz 3-stage rectifier with bulk bias technique to improve the sensitivity and efficiency of a rectifier is presented. The sensitivity and efficiency of the rectifier is improved by modulating the V th through applying a bias voltage at the bulk of the transistor. A peak sensitivity of −10 dBm for an output voltage of 1 V is measured at 52 GHz, whereas the overall sensitivity over the 50∼60 GHz range is better than −5 dBm. Table I summarizes the measured performance. This rectifier can be used as a main rectifier for a proposed hybrid structure. Compared with state-of-the-art CMOS rectifiers, this main rectifier provides better sensitivity and efficiency. Since no inductors are used in the internal structure of the rectifier, the circuit occupies a very small chip area, which makes this solution more suitable for on-chip integration in CMOS technology.
